

Lattice QCD on QPACE 4

Tuesday, 4 August 2020 15:20 (20 minutes)

QPACE 4 is the latest member of the QCD PARallel Compute Engine (QPACE) series, which was deployed in Regensburg in June 2020. It features 64 Fujitsu A64FX model FX700 CPUs interconnected by InfiniBand EDR. The A64FX is the first CPU supporting the Arm Scalable Vector Extension (SVE). In this contribution we discuss the implementation of SVE in the Grid Lattice QCD framework and show Grid benchmarks on QPACE 4.

Primary author: MEYER, Nils (University of Regensburg)

Co-authors: GEORG, Peter; PLEITER, Dirk; SOLBRIG, Stefan; WETTIG, Tilo

Presenter: MEYER, Nils (University of Regensburg)

Session Classification: Algorithms, machines, and code development

Track Classification: Algorithms, machines, and code development