1 June 2026 to 30 September 2026
Asia/Tokyo timezone

Co-Designing Deep Learning Pipelines for the Belle II ARICH Detector on Virtex UltraScale FPGAs

Speaker

Nahom Wondale Habtamu (Addis Ababa University)

Presentation materials